



05-25-00

A1

Docket No.: M-8555 US

May 23, 2000

Box Patent Application
Assistant Commissioner for Patents
Washington, D. C. 20231

Enclosed herewith for filing is a patent application, as follows:

Inventor: Jaime Poris
Title: Method of Measuring Dishing
X Return Receipt Postcard
X This Transmittal Letter (in duplicate)
9 pages Specification(not including claims)
3 Pages Claims
1 Page Abstract
4 Sheets of Drawings
3 Pages Declaration For Patent Application and Power of Attorney
1 Page Recordation Form Cover Sheet (in duplicate)
1 Page Assignment
2 Pages Verified Statement Claiming Small Entity Status (37 CFR 1.9(f) & 1.27(c))
Small Business Concern

CLAIMS AS FILED (fees computed under 37 CFR §1.9(f))

For	Number Filed		Number Extra		Rate		Basic Fee
Total Claims	19	-20 =	0	x	\$ 9.00	=	\$ 0.00
Independent Claims	3	-3 =	0	x	\$39.00	=	\$ 0.00
<input type="checkbox"/>	Fee of _____ for the first filing of one or more multiple dependent claims per application						\$
<input type="checkbox"/>	Fee for Request for Extension of Time						\$
<input checked="" type="checkbox"/>	Please make the following charges to Deposit Account 19-2386:						
<input checked="" type="checkbox"/>	Total fee for filing the patent application in the amount of						\$ 345.00
<input checked="" type="checkbox"/>	The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account 19-2386.						

EXPRESS MAIL LABEL NO:

EL 375 516 895 US

Respectfully submitted,

Michael J. Halbert
Attorney for Applicant
Reg. No. 40,633

25 Metro Drive, Suite 700
San Jose, CA 95110
Phone 408 453-9200
Fax 408 453-7979

Austin, TX
Newport Beach, CA
San Francisco, CA



05/23/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Jaime Poris
Assignee: Nanometrics Incorporated
Title: METHOD OF MEASURING DISHING
Serial No.: Unknown Filed: Herewith
Examiner: Unknown Group Art Unit: Unknown
Docket No.: M-8555 US

BOX PATENT APPLICATION
ASSISTANT COMMISSIONER FOR PATENTS
Washington, D. C. 20231

**VERIFIED STATEMENT CLAIMING SMALL ENTITY STATUS
(37 CFR 1.9(F) & 1.27(C)) -- SMALL BUSINESS CONCERN**

Dear Sir:

I declare that I am an official empowered to act on behalf of the concern identified above as assignee.

Exclusive rights to the above invention as described in

- ☒ the specification filed herewith,
☐ U.S. patent application Serial No. , filed

have been conveyed to and remain with the above concern.

For purposes of paying reduced fees under Section 41 of Title 35 of the United States Code with regard to this invention, I declare that the above concern qualifies as a small business concern as defined in 37 CFR 1.9(d) and 13 CFR 121, and more particularly 13 CFR 121.802, namely, (a) the concern's number of employees, including those of its affiliates, does not exceed 500 persons, and (b) the concern has not assigned, granted, conveyed, or licensed, and is under no obligation to assign, grant, convey, or license, any rights in the invention to any person who made it and could not be classified as an independent inventor under 37 CFR 1.9(c), or to any concern which would not qualify as a nonprofit organization under 37 CFR 1.9(e) or a small business concern under 37 CFR 121.802.

LAW OFFICES OF
SKJERVEN, MORRILL,
MACPHERSON, FRANKLIN
& PRIEL LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

I acknowledge my duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate per 37 CFR 1.28(b).

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18 U.S.C. 1001, and that violations of this paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

Signature: Date: 5-22-00

Official's Name:

John D. Heaton

Official's Title:

President and CEO

Concern's Name:

Nanometrics Incorporated

Concern's Address:

310 Deguigne Drive
Sunnyvale, CA 94086-3906

EXPRESS MAIL LABEL NO:

EL 375 516 895 US

LAW OFFICES OF
SKJERVEN, MORRILL,
MACPHERSON, FRANKLIN
& FRIEL LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

METHOD OF MEASURING DISHING

Jaime Poris

5 FIELD OF THE INVENTION

The present invention relates to measuring properties in opaque features, and in particular to a metrology procedure to measure dishing that occurs in opaque features, e.g., after a chemical-mechanical polishing (CMP) step.

10 BACKGROUND

The metal interconnect of integrated circuits has conventionally been realized by blanket depositing a layer of metal on a planar insulating surface. Portions of the metal layer are subsequently removed in a photolithographically patterned etching step to form the resulting metal conductors. Conventional integrated circuits have
15 generally employed somewhat resistive metal, such as aluminum, or metal alloys for the metal interconnect.

Figs. 1A through 1G show a cut-away view of the conventional fabrication of an aluminum interconnect. As shown in Fig. 1A, a relatively planar surface layer 10, which may be, e.g., a silicon substrate, is covered with a dielectric layer 12, e.g., an
20 oxide layer, which is patterned and etched. An aluminum layer 14, which may be an aluminum alloy, is blanket deposited over the dielectric layer 12, as shown in Fig. 1B. A photoresist layer 16 is deposited over the aluminum layer 14 (Fig. 1C), and is exposed and developed resulting in the structure shown in Fig. 1D. The aluminum layer 14 is then etched, e.g., using a plasma etching technique, resulting in the
25 structure shown in Fig. 1E. The remaining photoresist layer 16 is removed resulting in the structure shown in Fig. 1F. After these steps are completed, the surface is composed of metal lines with near vertical sidewalls above the surface of the dielectric layer 12, as shown in Fig. 1F. Subsequently, dielectric layers are deposited and chemical mechanical polished (CMP) over the metal lines to yield a dielectric layer 18
30 with a planarized surface, e.g., for the next metal layer, as shown in Fig. 1G.

A major change is being implemented in semiconductor processing by switching from aluminum to copper metallization. Copper is preferred to aluminum due to its lower resistivity and better electromigration resistance. Unfortunately,

copper is difficult to etch and the switch from aluminum to copper has forced a change in the basic metallization process. Copper cannot simply be substituted for aluminum in the metallization process because plasma etching of copper is more difficult than plasma etching of aluminum (due to the lack of volatile copper halogen compounds).

- 5 Additionally, if copper is allowed to directly contact the dielectric materials, it can rapidly diffuse through dielectric materials and contaminate the semiconductor devices.

Thus, a "damascene" process has been developed whereby copper can be used as the interconnect metal. Rather than blanket depositing the interconnect metal on a substantially planar insulating substrate and then etching away parts of the metal layer to leave the conductors, trenches are formed in an insulating material. A composite layer of a diffusion barrier, nucleation layer and copper are then blanket deposited over the entire surface of the insulating substrate such that the trenches are filled. Chemical mechanical polishing is then used to planarize the integrated circuit surface and thereby polish away all the metal that is not in the trenches. The result is metal conductors disposed in trenches and a globally planarized surface.

Figs. 2A through 2C show a cut-away view of the conventional fabrication of a copper interconnect. As shown in Fig. 2A, a relatively planar surface layer 50, which may be, e.g., a silicon substrate, is covered with a dielectric layer 52, e.g., an oxide layer, which is patterned and etched. The dielectric layer 52 may be patterned and etched in multiple steps in order to produce trenches 54 and via 55. A diffusion barrier layer (not shown), nucleation layer (not shown), and copper layer 56 are blanket deposited over the dielectric layer 52 such that the trenches 54 and via 56 are filled, as shown in Fig. 2B. A chemical mechanical polishing step is then used to planarize the surface of the copper layer 56 (along with the diffusion barrier layer and nucleation layer) with dielectric layer 52, resulting in the structure shown in Fig. 2C.

The ideal copper CMP process removes the copper, nucleation layer and diffusion barrier from the surface of the dielectric while leaving behind the copper, nucleation layer and diffusion barrier in the trenches and contacts or vias. The ideal result would be a globally planarized surface with no vertical height change over the entire wafer surface. Fig. 3 shows the ideal resulting structure with a planar surface composed of a dielectric region 52a and idealized copper region 56a. Global planarity is desirable because of the depth of field requirements associated with the lithographic

steps. Significant height variations on the surface will compromise the photoresist processing steps and subsequently the etching and metallization processes. Height variations also imply undesirable variations in the copper thickness and metal line resistance.

5 Unfortunately, because of the complexities associated with the CMP process, global planarity is not achievable. An artifact of the CMP process in copper metallization results from the copper and dielectric material having different polishing rates, resulting in what is known as “dishing”. Fig. 4 shows a cut-away side view of the typical resulting structure after the CMP process, in which the surface of the
10 copper region 56 is lower than the surrounding dielectric region 52. It should be understood that Fig. 4 is for exemplary purposes and is not to scale. Dishing may generally be defined as the maximum height difference between the metal region 56 and the adjacent dielectric region 52 after CMP processing.

 Another artifact caused by the CMP process, as known to those of ordinary skill in the art, is “dielectric erosion,” i.e., the dielectric regions exhibit a change in
15 height over the surface of the wafer. This variation is related to the local density of metal features. Areas of low metal density exhibit the highest dielectric surface regions whereas areas of high metal density result in lower dielectric surface regions. Dielectric erosion, however, is beyond the scope of this disclosure.

20 The processing of silicon wafers to form integrated circuit chips requires many complex processing steps. Each step must be carefully monitored and controlled to maximize the quality and yield of the final product. With the imminent replacement of aluminum by copper to form the metallization layers on silicon wafers, new processes and metrology techniques must be developed and implemented.

25 Accordingly, what is needed is an economical, reliable, rapid, precise and accurate metrology procedure that will characterize and control the individual process steps in the copper metallization process and specifically that will address dishing that results from certain polishing methods, such as the CMP process.

30 SUMMARY

 A metrology process, in accordance with the present invention, measures the dishing of a first feature, e.g., an opaque or metal line, that is surrounded by a second feature, e.g., a dielectric layer, on a production substrate by measuring only height

variations of the opaque feature. The opaque feature may be, for example, a metal or metal alloy line containing, e.g., copper, aluminum, or tungsten, while the relatively transparent feature is a dielectric material. The metrology process is useful, for example, after the metal and dielectric materials undergo a polishing process, e.g.,

5 CMP, to approximately planarize the surface. The method includes generating a set of calibration data or curves that correlate the magnitude of dishing with the width of a metal line and the profile, shape or height variation of the metal line. In addition, different sets of calibration data may be generated based on different parameters used in the polishing process. The height variation of the metal line is measured using, e.g.,
10 a differential interferometer or a laser displacement sensor. The height variation may be described using a set of data, a curve, an average radius of curvature or a more complicated mathematical description. The height variation is then correlated with the calibration data to determine the magnitude of dishing. This calibration based process is particularly useful in measuring dishing due to the complexities associated with that
15 measurement and the inability of conventional techniques to adequately measure dishing.

The calibration data or curves are produced by providing a set of sample substrates having different widths of metal lines. The sample substrate is processed in a manner similar to that of the production substrate to produce dishing in the metal
20 lines. Thus, for example, the sample substrate is polished using a CMP process. The dishing of the metal lines is then directly measured using, e.g., an atomic force microscope or a contact profilometer. The measured dishing of the different metal lines can then be related to the different values of widths, densities, as well as the profile shape of the metal lines. Additional sets of calibration curves may be
25 generated using different parameter settings for the CMP process.

BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1A through 1G show a cut-away view of the conventional fabrication of an aluminum interconnect.

30 Figs. 2A through 2C show a cut-away view of the conventional fabrication of a copper interconnect.

Fig. 3 shows a cut-away view of the ideally planar metal and dielectric regions resulting from a polishing process.

Fig. 4 shows a cut-away view of the typical resulting structure after a CMP process showing dishing of the metal region.

Fig. 5 shows a cut-away view of the typical resulting structure after a CMP process showing a profile of the dishing of a narrow, isolated metal line and a wide, isolated metal line.

Fig. 6 is a flow chart describing the metrology process of the present invention.

Fig. 7 is a flow chart describing the process of generating a set of calibration curves to be used in accordance with the present invention.

10 DETAILED DESCRIPTION

A metrology process, in accordance with the present invention, determines the amount of dishing of a feature on the surface of a flat substrate by comparing the measured shape of the feature against a set of predetermined calibration curves. This method is useful on substrates composed of more than one material, such as a metal (or metal alloy) and a dielectric material, and may be used for semiconductor wafers, flat panel displays, or other similar flat substrates. The present metrology procedure can quantify dishing to fully characterize the shape of the surface after, e.g., a CMP process, in a fast, precise, accurate, reliable and economical manner.

While it is preferred to directly measure the actual height difference between the metal and adjacent dielectric regions to quantify the dishing, direct measurement of the surface height of the copper feature and the dielectric feature with a form of radiation is difficult because these two materials respond in a complex manner to radiation. The copper material is essentially opaque to most forms of radiation and produces a material specific phase shift, while the dielectric material is partially transparent to most forms of radiation that are used for measurement purposes and also modifies the phase response in a complex manner. Layers or features buried in the dielectric layer may interfere with reflected signals making analysis of the dielectric surface difficult. A detailed measurement using, e.g., an ellipsometer, is necessary to understand the complex modification of the phase shift of the dielectric material.

Metrology processes that may be used to measure the surface height of the dielectric region, however, are unsatisfactory due to cost, throughput and/or performance factors. Accordingly, only the surface of the copper feature is measured to quantify dishing in accordance with the present invention, which advantageously avoids

complexities associated with measuring the reflected signal from the transparent dielectric surface.

While the present disclosure discusses the measurement of dishing of an opaque or metal material that is surrounded with a transparent or dielectric material, it should be understood that the present invention may be used to measure the dishing of a first feature surrounded by a second feature, where the first and second features both modify the phase shift in a complex manner. Thus, for example, the first and second features may both be transparent. By measuring only the first feature, complexities associated with measuring the signal from the second feature are advantageously avoided.

As only the surface of the metal feature is used to determine the amount of dishing, it is important to note a few characteristics of the metal feature after the CMP process.

Fig. 5 shows a cut-away view of the typical resulting structure after a CMP process showing a profile of the dishing of a narrow, isolated metal line 66a and a wide, isolated metal line 66b. As shown in Fig. 5, the magnitude of dishing increases with the size of the metal feature. The greatest amount of dishing occurs at the center of the metal features 66a and 66b, i.e., the maximum distance from the surrounding dielectric area, while the least amount of dishing occurs adjacent to the dielectric region 68. Consequently, the metal feature 66 surface forms a complex, concave shape.

In one embodiment of the present invention, dishing is characterized by assigning an average radius of curvature to the profile of the metal features. Thus, as shown in Fig. 5, a narrow metal feature 66a exhibits a small average radius of curvature while a wide metal feature 66b exhibits a large average radius of curvature. Of course, in other embodiments, more mathematically complex analysis may be used to describe the profile of the metal features compared to a simple average radius of curvature.

Thus, the following relationships are observed for different areas on a wafer with respect to dishing: dishing is a function of parameters associated with the CMP process, dishing is directly proportional to metal line width, and dishing is inversely proportional to the average radius of curvature.

The metrology process, in accordance with the present invention, determines the amount of dishing of the metal feature by comparing the measured profile shape of the metal feature against a set of predetermined calibration curves. Fig. 6 is a flow chart 100 describing the metrology process of the present invention. As shown in Fig. 6, a set of calibration data is generated (block 102). The calibration data may be stored as raw data or may be stored as a curve, and thus will hereinafter be referred to as calibration curves. The calibration curves correlate the relationship between the CMP parameters, the metal line width, average radius of curvature and dishing. Important CMP parameters, for example, are related to the ratio of the chemical to the mechanical components of polishing process, such as slurry chemistry and pad composition. The calibration curves may be stored, e.g., in a database and are accessible during the metrology process.

The height variation i.e., the profile shape, of a metal feature on a production wafer is measured (block 104). A number of methods may be used to measure the height variations of the metal feature. The width of the metal features will already be known.

One such method uses a differential interferometer. As is well known in the art, one type of differential interferometer works by splitting a laser beam into two orthogonally polarized components. Each spot then hits the sample at normal incidence with a pre-determined spacing. After reflection from the surface of the sample, the two spots are recombined before hitting a detector. If there is a height difference between the two spots on the sample, there will be a relative change in the phase difference between the two spots upon recombining that will modify the amplitude of the signal hitting the detector. By modulating the phase of one spot relative to the other during the measurement, the actual step height can be calculated with the additional knowledge of the laser wavelength and any phase shifts associated with dielectric materials or different materials beneath the two spots. The local change in slope or height can be measured as the two small, adjacent spots traverse a metal feature. The shape of the metal feature can be determined from a plurality of measurements. The radius of curvature (or a more complex mathematical entity) can then be calculated from the shape of the feature.

Another apparatus that may be used to measure the height variation of a metal feature on a production wafer is a laser displacement sensor. As is well known in the

art, a laser displacement sensor focuses a small laser spot onto the metal feature. The position of the reflected beam is then measured. This is repeated as the beam is scanned across the metal feature. The positional data can then be converted to an average radius of curvature.

5 Ideally, the height variation of metal features will be measured in areas on the wafer that are composed of the metal, e.g., copper or copper alloy layer, the dielectric layer in which the metal was inlaid and the underlying silicon substrate without additional features present between the copper layer and the substrate. If these specific areas cannot be located on the wafer or if it is desirable to avoid the
10 complexity associated with these areas, measurements may be made of copper features that have polysilicon lines and/or metal features below and adjacent to the copper and the substrate using the present invention without degrading the measuring signal from the top surface.

Because dishing is a measure of the height difference between the surrounding
15 dielectric material and the metal feature, the measured profile shape of only the metal feature on the production wafer is not the measurement of the dishing. There is an unknown height variation at the interface between the dielectric material and the metal feature. Thus, to determine the amount of dishing, i.e., the height difference between the surrounding dielectric and the metal feature, the profile shape of the metal feature
20 is compared to the calibration curves (block 106).

Fig. 7 is a flow chart 150 describing the process of generating a set of calibration curves to be used in accordance with the present invention. A set of sample wafers is produced (block 152). Each sample wafer should include a fixed set of parameters, such as different line widths, and ideally should be as close as possible
25 to the production wafer that is to be measured. To generate a useful set of calibration curves, a properly chosen number of experiments should be run on the sample wafers, with each experiment using a fixed set of CMP parameters. The sample wafers are polished using a fixed set of commonly used CMP parameters (block 154).

The dishing on the sample wafers is then independently measured using, e.g., a
30 calibrated atomic force microscope or contact profilometer (block 156). The independent measurement of the amount of dishing is then quantitatively related to the fixed set of parameters, e.g., metal line width, average radius of curvature and dishing (block 158). The experiments should be repeated at other values of important CMP

parameters to determine if the relationship between dishing and the average radius of curvature is modified by the CMP processing parameters (block 160). After generating an adequate set of calibration curves, measurements can then be made at a multitude of specific areas on a production wafer to quantify dishing by comparing the results to the set of calibration curves.

Although the present invention is illustrated in connection with specific embodiments for instructional purposes, the present invention is not limited thereto. Various adaptations and modifications may be made without departing from the scope of the invention. For example, the inlaid metal features may be made of copper, aluminum, tungsten or any other appropriate metal or metal alloy. While the present disclosure discusses the measurement of dishing of an opaque or metal material that is surrounded with a transparent or dielectric material, the present invention may also be used to measure the dishing of a first feature that is surrounded by a second feature, where the first and second features both modify the phase shift in a complex manner. Thus, for example, the first and second features may both be transparent. The metrology process in accordance with the present invention is not limited to measuring dishing after a CMP process, but may be used after any process where dishing takes place. Further, the calibration curves produced using the sample wafers may be stored in a database and retrieved when performing measurements. Moreover, it should be understood that metrology process may be used with wafers, flat panel displays or any other device in which the measurement of dishing is desirable. Therefore, the spirit and scope of the appended claims should not be limited to the foregoing description.

CLAIMS

What is claimed is:

1. A method of measuring the dishing of a first feature that is surrounded by a second
5 feature on a substrate, said method comprising:
generating a set of calibration data;
measuring the height variation of said first feature on said substrate;
and
correlating the height variation of said first feature with said
10 calibration data to determine the amount of dishing of said first feature.
2. The method of Claim 1, wherein said measuring the height variation of said first
feature is performed after a polishing process is used.
- 15 3. The method of Claim 1, wherein said first feature is a metal feature and said
second feature is a dielectric material.
4. The method of Claim 3, wherein said metal feature comprises at least one of
copper, aluminum, and tungsten
20
5. The method of Claim 1, wherein generating a set of calibration data comprises:
providing a set of sample substrates having different values of first
feature widths;
processing said sample substrates to produce dishing of the first
25 features;
measuring the dishing of said first features on said sample substrates;
and
producing calibration data by relating the measured dishing to different
values of first feature widths.
30
6. The method of Claim 5, wherein processing said sample substrates comprises
polishing said sample substrates.

7. The method of Claim 6, further comprising generating additional sets of calibration data for different polishing parameters.

5 8. The method of Claim 5, wherein measuring the dishing of said first features on said sample substrates comprises measuring the dishing using an atomic force microscope.

9. The method of Claim 5, wherein measuring the dishing of said first features on said sample substrates comprises measuring the dishing using a contact profilometer.
10

10. The method of Claim 1, wherein measuring the height variation of said first feature comprises utilizing at least one of a differential interferometer and a laser displacement sensor to measure the shape of the first feature.

15 11. The method of Claim 1, wherein said calibration data is provided in the form of calibration curves, and measuring the height variation of said first features further comprises interpreting said height variation as the shape of said first feature, said correlating the height variation of said first feature with said calibration data to determine the amount of dishing of said first feature, comprises:

20 correlating said shape of said first feature with said calibration curves to determine the amount of dishing of said first feature.

12. The method of Claim 11, further comprising associated an average radius of curvature with said shape of said first feature.
25

13. The method of Claim 11, further comprising associated an average radius of curvature to the amount of dishing from the calibration curves.

14. A method of producing a set of calibration data for comparing to the measured
30 height variation of a first feature surrounded by a second feature on a substrate to determine the amount of dishing of said first feature, the method comprising:

providing at least one sample substrate having a plurality of first features surrounded by said second feature, said first features having differing widths and exhibiting dishing;

measuring the magnitude of dishing of said plurality of first features;

5 and

relating said magnitude of dishing to at least one of the first feature widths and the profile shape of said first features.

15 15. The method of Claim 14, further comprising polishing said plurality of first features and surrounding second feature to produce dishing in said first features.

16. The method of Claim 15, further comprising relating said magnitude of dishing to the parameters used in said polishing.

15 17. A method of measuring dishing in a first feature, said method comprising:

providing a substrate having a first feature embedded in a second feature, said first feature and second feature having been polished to approximately planarize the top surface of said first feature and said second feature;

20 measuring the height variation of said first feature to determine the profile shape of said first feature;

comparing said height variation of said first feature with pre-generated calibration data that relates the magnitude of dishing to the profile shape of a first feature.

25

18. The method of Claim 17, further comprising determining the width of said first feature, wherein said pre-generated calibration data further relates the magnitude of dishing to the first feature width.

30 19. The method of Claim 17, wherein measuring the height variation of said first feature comprises utilizing at least one of a differential interferometer and a laser displacement sensor to measure the shape of the first feature.

METHOD OF MEASURING DISHING

Jaime Poris

5 ABSTRACT

10 A metrology process, in accordance with the present invention, measures the
dishing of an opaque feature with respect to a relatively transparent feature that
surrounds the opaque feature on a production substrate by measuring only height
variation of the opaque feature. The opaque feature may be, for example, a metal or
15 metal alloy line containing, e.g., copper, aluminum, or tungsten, while the relatively
transparent feature is a dielectric material. The metrology process is useful, for
example, after the metal and dielectric materials undergo a polishing process, e.g.,
CMP, to approximately planarize the surface. The method includes generating a set of
calibration data or curves that correlate the magnitude of dishing with the width of a
20 metal line and the profile, shape, or height variation of the metal line. In addition,
different sets of calibration data may be generated based on different parameters used
in the polishing process. The height variation of the metal line is measured using, e.g.,
a differential interferometer or a laser displacement sensor. The height variation may
be described using a set of data, a curve, an average radius of curvature or a more
25 complicated mathematical description. The height variation is then correlated with the
calibration data to determine the magnitude of dishing as well as the amount of
dielectric erosion.

Fig 1A
(Conventional)




Fig 1B
(Conventional)




Fig 1C
(Conventional)




Fig 1D
(Conventional)




Fig 1E
(Conventional)




Fig 1F
(Conventional)





Fig 1G
(Conventional)




00250 862650

A cross-sectional view of a semiconductor device. It shows a substrate 50 with a patterned layer 54 on top. The layer 54 has a central recessed region 55. The top surface of the layer 54 is indicated by a dashed line.

A cross-sectional view of a multi-layered structure. It consists of a central layer with a stepped profile, flanked by two solid layers. The central layer has a central recessed area with two raised sections on either side. The layers are labeled 50, 52, and 56 from bottom to top.

A cross-sectional view of a semiconductor device. It shows a substrate 50 with a layer 52 on top. Two openings 56 are formed in the layer 52, exposing the substrate 50. The openings 56 are rectangular and are separated by a portion of the layer 52.



3/4

M-8555 US




Fig 5




Fig 6

00550 06/02/00

4/4

M-8555 US




Fig 7

DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) which is claimed and for which a patent is sought by way of the application entitled

METHOD OF MEASURING DISHING

which (check) ☒ is attached hereto.
☐ and is amended by the Preliminary Amendment attached hereto.
☐ was filed on _____ as Application Serial No.
☐ and was amended on ____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Prior Foreign Application(s)			Priority Claimed	
Number	Country	Day/Month/Year Filed	Yes	No
N/A			<input type="checkbox"/>	<input checked="" type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

Provisional Application Number	Filing Date
N/A	

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCT international application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56, which became available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status (patented, pending, abandoned)
N/A		

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith:

Alan H. MacPherson (24,423); Brian D. Ogonowsky (31,988); David W. Heid (25,875); Norman R. Klivans (33,003); Edward C. Kwok (33,938); David E. Steuber (25,557); Michael Shenker (34,250); Stephen A. Terrile (32,946); Peter H. Kang (40,350); Ronald J. Meetin (29,089); Ken John Koestner (33,004); Omkar K. Suryadevara (36,320); David T. Millers (37,396); Michael P. Adams (34,763); Robert B. Morrill (43,817); Michael J. Halbert (40,633); Gary J. Edwards (41,008); James E. Parsons (34,691); Daniel P. Stewart (41,332); Philip W. Woo (39,880); John T. Winburn (26,822); Tom Chen (42,406); Fabio E. Marino (43,339); William W. Holloway (26,182); Don C. Lawrence (31,975); Marc R. Ascolese (42,268); Carmen C. Cook (42,433); David G. Dolezal (41,711); Roberta P. Saxon (43,087); Mary Jo Bertani (42,321); Dale R. Cook (42,434); Sam G. Campbell (42,381); Matthew J. Brigham (44,047); Hugh H. Matsubayashi (43,779); Patrick D. Benedicto (40,909); T.J. Singh (39,535); Shireen Irani Bacon (40,494); Rory G. Bens (44,028); George Wolken, Jr. (30,441); John A. Odozynski (28,769); Cameron K. Kerrigan (44,826); Paul E. Lewkowicz (44,870); Theodore P. Lopez (44,881); Mayankkumar M. Dixit (44,064); Eric Stephenson (38,321); Christopher Allenby (45,906); David C. Hsia (46,235); Mark J. Rozman (42,117); and Margaret M. Kelton (44,182).

Please address all correspondence and telephone calls to:

Michael J. Halbert
Attorney for Applicant
SKJERVEN, MORRILL, MacPHERSON, FRANKLIN & FRIEL LLP
25 Metro Drive, Suite 700
San Jose, California 95110-1349

Telephone: 408-453-9200
Facsimile: 408-453-7979

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18 U.S.C. 1001, and that violations of this paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

